

**TITLE**

**APPARATUS FOR MONITORING CLOCK IN  
DATA COMMUNICATION SYSTEM**

**CLAIM OF PRIORITY**

**[0001]** This application makes reference to, incorporates the same herein, and claims all benefits accruing under 35 U.S.C. §119 from an application for *APPARATUS FOR MONITORING CLOCK OF DATA COMMUNICATION SYSTEM* earlier filed in the Korean Intellectual Property Office on 23 January 2003 and thereby duly assigned Serial No. 2003-4644.

**BACKGROUND OF THE INVENTION**

**Field of the Invention**

**[0002]** The present invention relates to an apparatus for monitoring clock in data communication system, and more particularly, to an apparatus capable of conducting a more accurate monitoring on loss of clock for a synchronous signal, to measure stability between a bus synchronous signal and a clock for matching data transmission-receiving with a higher accuracy.

**Description of the Related Art**

**[0003]** Depending on the kind of method used in data transmission, a communication system can be divided into synchronous transmission and asynchronous transmission. The synchronous transmission packs a predetermined number of character strings, not a character, in a bundle, and

sends them at once. According to this method, a transmitting side and a receiving side, independently of data, are operated following a synchronizing signal as a reference clock. The receiving side defines a bit type according to a clock, so the synchronous transmission usually uses a duplex circuit for data and clock. When the transmitting side transmits binary data at a normal transmission rate, the receiving side recognizes the data per clock cycle. Although the synchronous transmission, compared to the asynchronous transmission, has higher transmission efficiency, it costs much because the receiving side should count bit and a separate memory unit is required for character assembly.

**[0004]** The asynchronous transmission, on the other hand, transmits data by including a synchronous signal in an editor. This method is performed independently of a transmitting signal of the transmitting side, and a character is transmitted one by one, followed by identifying time slot interval with a receiving signal clock. Generally, the character at this time constitutes 7-8 bits, and further added is start bit in front of the character and stop bit at the end. Since the spacing (or pitch) between the start bit and the stop bit varies, the asynchronous transmission method is more appropriate for irregular transmission. Moreover, an interface unit or connecting equipment used in the asynchronous transmission is very simple, thus cheaper than synchronous transmission equipment.

**[0005]** If a network is operated by a TDM (Time Division Multiplexing) exchange, it means input data is divided into segments, and each segment is allocated alternately in a hybrid signal before it is transmitted. In order to minimize data loss, the synchronous transmission method is primarily used.

## SUMMARY OF THE INVENTION

**[0006]** It is, therefore, an object of the present invention to provide an apparatus for monitoring clock in a data communication system, capable of more accurately checking abnormality in transmitting/receiving data between matching boards using a synchronous signal and a clock signal that are provided by an internal system bus in the data communication system, by managing state stability of the synchronous and clock signals in higher accuracy.

**[0007]** It is another object to provide an apparatus and technique for monitoring clock in a data communication system that is easy and inexpensive to implement.

**[0008]** It is yet another object to provide an apparatus and technique for monitoring clock in a data communication system that is more efficient.

**[0009]** To achieve the above and other objects, there is provided an apparatus for monitoring clock in a communication system for transmitting/receiving data, the apparatus including: a first buffer block for receiving a synchronous signal and a clock from a system bus and temporarily storing the synchronous signal and clock; a first counter block for counting system clock using the synchronous signal as a reference; a comparison block for latching a count value and comparing the count value to a reference value that is obtained from a normal operation; a pulse generation block for generating a designated number of pulses if the count value is not equal to the reference value at a result of comparison; a second counter block for counting a number of pulses generated by the pulse generation block during a monitoring cycle; and a second buffer block for storing a count value obtained at the second counter block and clearing the count value when a system control block (CPU) reads the count value.

1     **[0010]** Preferably, the first buffer block includes an AC (Alternating Current) termination circuit  
2     for receiving the synchronous signal and the clock more stably, the first counter block receives the  
3     synchronous signal to a clear part of the first counter block, the comparison block latches the count  
4     value obtained at the first counter block right before the count value is cleared, the pulse generation  
5     block generates one pulse if the count value is not equal to the reference value, the pulse generation  
6     block does not generate pulse if the count value is equal to the reference value, the monitoring cycle  
7     of the second counter block is set to 2.5 sec, and the second buffer block stores the number of pulses  
8     generated until the control block (CPU) reads the number.

#### 9                   **BRIEF DESCRIPTION OF THE DRAWINGS**

10    **[0011]** A more complete appreciation of the invention, and many of the attendant advantages  
11    thereof, will be readily apparent as the same becomes better understood by reference to the following  
12    detailed description when considered in conjunction with the accompanying drawings in which like  
13    reference symbols indicate the same or similar components, wherein:

14    **[0012]** Fig. 1 is a block diagram illustrating a clock signal monitoring apparatus in communication  
15    system according to a related art; and

16    **[0013]** Fig. 2 is a block diagram illustrating an apparatus for monitoring clock according to a  
17    preferred embodiment of the present invention.

#### 18                   **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

19    **[0014]** Fig. 1 is a block diagram illustrating a clock signal monitoring apparatus in communication

system of a related art.

**[0015]** As illustrated in Fig. 1, the clock signal monitoring apparatus in communication system includes a first buffer block 1 for receiving synchronous signal and clock signal from a master unit (not shown) of system and for temporarily storing the synchronous signal and clock signal, a monitoring block 2 for monitoring the synchronous signal and clock signal in the first buffer block 1, and a second buffer block 3 for temporarily storing a monitored result from the monitoring block 2 and allowing the controlling block (CPU, central processing unit) (now shown) to read the result.

**[0016]** As for the monitoring block 2, a D flip-flop or bistable multivibrator is used. The monitoring block 2 simply checks whether or not a clock signal has been generated for a synchronous signal during a monitoring reference time.

**[0017]** Suppose that there is a system of which a synchronous signal provided from a system bus has a frequency of 8KHz and a clock signal has a frequency of 8.192MHz. To explain how the monitoring process is done in this particular system, the first buffer block 1 first receives the synchronous signal (8KHz) and the clock signal. When the clock signal is generated 1024 times, the monitoring block 2 informs the second buffer block 3 that the clock signal has been generated. Then, the second buffer block 3 decides that the clock signal has been provided properly and informs this to the CPU (not shown).

**[0018]** However, even when the clock signal is generated less or more than 1024 times during the synchronous signal 8KHz, the monitoring block 2, which only checks whether or not the clock signal has been generated, notifies the second buffer block 3 that the clock signal has been generated as normal. Hence, the second buffer block 3 concludes that the clock signal generation has been

1 completed properly and informs the CPU (not shown) as such.

2 **[0019]** In other words, although there might be an error in the system synchronous signal and  
3 clock signal, the monitoring block of the related art is not able to detect the error but recognizes it  
4 as a normal state as long as the clock signal is generated. Therefore, it was common to lose data  
5 when transmitting/receiving data using the above system, and it was not clear either whether data  
6 loss was caused by the error in the clock signal. In short, a major problem of the related art is that  
7 it was impossible to accurately identify the cause of any problem.

8 **[0020]** A preferred embodiment of the present invention will be described herein below with  
9 reference to the accompanying drawings. In the following description, well-known functions or  
10 constructions are not described in detail since they would obscure the invention in unnecessary  
11 detail.

12 **[0021]** The following description is based on an assumption that a system bus provides an 8KHz  
13 synchronous signal and an 8.192MHz clock.

14 **[0022]** Fig. 2 is a block diagram showing an apparatus for monitoring clock according to a  
15 preferred embodiment of the present invention.

16 **[0023]** As illustrated in Fig. 2, the apparatus for monitoring clock in data communication system  
17 includes a first buffer block 10, a first counter block 20, a comparison block 30, a pulse generation  
18 block 40, a second counter block 50, and a second buffer block 60.

19 **[0024]** The first buffer block 10 receives a synchronous signal (8KHz) and clock (8.192MHz)  
20 from a system bus, and temporarily stores them.

21 **[0025]** The first counter block 20 receives the system bus synchronous signal to a clear part of the

1 first counter block of the counter, and counts a system clock using the synchronous signal as a  
2 reference. As aforementioned, particularly 8KHz synchronous signal and 8.192MHz clock are used  
3 in the embodiment. This means that during 8KHz section, count value for 8.192MHz clock is  
4 repeatedly found between '0' and '1024'.

5 [0026] The comparison block 30 latches the count value right before it is cleared up, and compares  
6 the value to a reference value (1024) that is obtained from a normal operation, and if the count value  
7 is the same with the reference value, outputs '0' and if the count value is different from the reference  
8 value, outputs '1'.

9 [0027] The pulse generation block 40 receives the value '1' from the comparison block 30 in case  
10 the count value is not the same with the reference value (1024), and generates a pulse. In like  
11 manner, the pulse generation block 40 receives the value '0' from the comparison block 30 in case  
12 the count value is equal to the reference value, and does not generate pulse.

13 [0028] The second counter block 50 counts the number of pulses that are generated by the pulse  
14 generation block 40 during monitoring cycle (e.g. 2.5 sec (seconds)), and provides the result to the  
15 second buffer block 60.

16 [0029] The second buffer block 60 stores the count value provided by the second counter block  
17 50, and simultaneously, as the system control block (CPU) reads the value, the second buffer block  
18 60 clears the value for monitoring during a next cycle.

19 [0030] On the other hand, when the clock from the system bus (not shown) turns out to be  
20 abnormal, it is highly possible that the first counter block 20 yields a different count value from the  
21 normal one (i.e. reference value '1024'). Therefore, the comparison block 30 outputs the value '1'

1 to the pulse generation block 40.

2 **[0031]** The moment the pulse generation block 40 receives the value '1', it generates a pulse, and  
3 the second counter block 50 counts the number of pulses generated at this time.

4 **[0032]** During the monitoring cycle, the number of pulses generated by the pulse generation block  
5 40 is counted, and this number becomes a clue for more accurately detecting how many times the  
6 clock has been lost. The second buffer block 60 then stores the number of occurrences of clock loss,  
7 and the CPU (central processing unit) reads out the number and figures out (determines) the present  
8 stability of clock of the system more accurately.

9 **[0033]** The moment the CPU reads the result of clock loss, the second buffer block 60 is cleared  
10 and gets ready to repeat the above procedure.

11 **[0034]** As discussed before, when 8KHz synchronous signal and 8MHz clock are used, the first  
12 counter block 20 counts the number of 8.192MHz during the 8KHz section, and as a result, the  
13 reference value '1024' is obtained. However, if the synchronous and clock signals have different  
14 frequencies, the reference value would be different for each system.

15 **[0035]** The present invention can also be realized as computer-executable instructions stored in  
16 computer-readable media. The computer-readable media includes all possible kinds of recording  
17 media in which computer-readable data is stored. The computer-readable media include storing  
18 media, such as magnetic storing media (*e.g.*, ROMs, floppy disks, hard disk, and the like), optical  
19 reading media (*e.g.*, CD-ROMs (compact disc-read-only memory), DVDs (digital versatile discs),  
20 re-writable versions of the optical discs, and the like), system memory (read-only memory, random  
21 access memory), flash memory, and carrier waves (*e.g.*, transmission via the Internet). Also, the



1 computer-readable media can store and execute computer-readable codes that are distributed in  
2 computers connected via a network.

3 **[0036]** In conclusion, the present invention can be advantageously used for more accurately  
4 identifying the cause of data loss and measuring the stability of synchronous and clock signals in  
5 system, by checking or monitoring any occurrence of clock loss using the synchronous signal as a  
6 reference and providing this monitoring result to the system control block (i.e. CPU).

7 **[0037]** While the invention has been described in conjunction with various embodiments, they are  
8 illustrative only. Accordingly, many alternative, modifications and variations will be apparent to  
9 persons skilled in the art in light of the foregoing detailed description. The foregoing description is  
10 intended to embrace all such alternatives and variations falling with the spirit and broad scope of the  
11 appended claims.